Abstract: As the semi-conductor technology advances, the evaluation of soft error hardness for modern electrical and electronic devices becomes more generalized. Related studies have mainly focused on the soft error rate analysis of both combinational and sequential logic circuits, which includes techniques for dynamic simulation, and pathbased statistical estimation. In particular, non-dynamic approaches make the entire framework simple and compact. However, when the design under test has a large number of propagation paths, there is still a problem of increasing time complexity. This paper introduces an approximated soft error analysis technique, which constructs lookup tables with which to estimate transient pulses at the primary outputs. The whole process can be finished in polynomial time complexity. We employ node conditional probability to calculate the logical propagation probabilities without using static probability. The experimental results show that compared to the full-path analysis, the approximated technique can speed up the analysis time by 300% while the corresponding error rates for the evaluation results that are obtained are within 16% difference.
Introduction
A single event transient (SET), which means sudden voltage pulses from the injection of a high-energy particle, affects the system reliability. This transient noise causes a bit-flip at the memory cell, but it flows along the circuit paths at the combinational and sequential circuit elements. As the circuit speed increases, and the supply voltage lowers, even small SETs might be propagated to F/Fs (flip-flops) or POs (primary outputs) and eventually, system failure would happen more frequently. The existing techniques [1, 2, 3, 4, 5, 6, 7] for evaluating the soft error rates of gate-level combinational circuits take into account the effects for such transient faults of electrical, logical, and temporal masking. Two main methods have been used to analyze the propagation of SETs. One is dynamic analysis [5, 6] , which requires a test stimuli at each simulation step and the other is static timing analysis (STA)-like estimation [7, 8] . The latter usually utilizes the node static probability, which means the probability of containing '1' or '0' value at the node. Since the noise propagation is estimated along each circuit path, analyzing a DUT (design under test) that consists of a large number of propagation paths would be a complex process. Recently, there have been a few fast analytical and statistical models to estimate soft error rate [1, 2] . Gate-level soft error analysis inherently outperforms the SPICE-level one by more than 1,000 times, but it is clear that further performance improvement is essential to the radiation hardening design flow that can be acceptable to common semi-conductor industries.
In this paper, we introduce an approximated soft error analysis technique, where expected SETs at POs (or input pins of F/Fs) can be obtained by LUTs (look-up tables) and corresponding linear interpolation. This approach enables a back-tracing procedure that reuses previous computation results, then achieves polynomial time complexity. Moreover, probability for input bias and conditional probability represent the more accurate effects of logical generation and propagation for SETs, respectively.
Generation and propagation of SET
The SER (soft error rate) estimation for gate-level logic circuits can be formulated by the probability density function fðqÞ for the collection of excess charge q that is generated by a high energy particle [5] . To obtain the SER at port j, as referred to in [7] , we define the following equation for given total effective neutron flux F n :
where A g ðSET i Þ and GPðSET i Þ denote a region of the faulty site (typically, the drain area of MOSFET) of gate g, and the logical generation probability for a SET instance (SET i ) from gate g, respectively. LP gj , EP gj and LW gj are the main components of the probabilities for logical propagation, electrical propagation, and latching window from gate g to port j, respectively. In this paper, if port j is not destined to have connections with F/Fs and latches, LW gi would be defined by the output specification of the DUT.
As mentioned in our previous study [4] , the number of circuit paths from gate g to port j can increase excessively due to the existence of re-convergent fan-outs, and then the time complexity during the evaluation for the total SER is highly dependent on the number of circuit paths. Fig. 1(a) shows that the possible circuit paths that are to be analyzed should increase exponentially by the number of re-convergent fan-outs. Where the re-convergent points are overlapped along to the propagation path, the time complexity would grow rapidly. If to a certain degree, the requirement for this type of analysis agrees with the estimation errors, one can apply an approximated but fast method to the SET analysis. Fig. 1(b) shows the concept of the main idea in this paper. The logic gate traversal starts from the nearest gates to the POs or F/Fs, and then analyzes each logic gate backwards from them. For example, after analyzing SET instances generated from g 1 , the results can be reused when we take g 2 into account for the next evaluation. Even if g n is chosen where the corresponding paths meet many re-convergent fan-outs, in this approximated approach the attenuated SET can be obtained by the interpolation of previous propagation results. Without considering the electrical attenuation for the propagated SETs, the values of the other inputs for each logic gate along the circuit paths determine whether the SET passes through or not, in terms of logical probability. The static probabilities for other inputs in a logic gate having noncontrolling values, can be taken into account, when calculating logical propagation probability [8] . This is simply the multiplication of each static probability of the inputs. However, the radiation hardening designs regarding the logical masking have commonly used the techniques that include input value controls of the logic gate and the logic blocks, using triple or dualmodular redundancy. Apparently, the conditional probabilities between inputs of the logic gate for those techniques more accurately reflect the logical effects of the SETs. For n-input logic gates with a set of input values I 0 through I nÀ1 , LP gk is defined as follows, where k denotes the next gate from g:
where c is the control value of gate k. Using Eqs. (2) and (3), we use the conditional probabilities for calculating LP gj in Eq. (1). Since the typical fanin number is less than 4-5, the memory and computational requirement for Eq. (2) and (3) can be limited in common standard cell libraries.
Fast soft error rate analysis
The time complexity to calculate LP gj , EP gj in Eq. (1) is largely dependent on the number of circuit paths. Therefore, the existence of re-convergent fan-outs in a circuit exponentially increases the number of paths. To address this issue, the estimation of LP gj , EP gj and LW gj can be made from LP kj and attenuated SET widths at gate k, where gate k next to gate j. Fig. 2 shows the summarized procedure, and a circuit example for SER estimation at port j. Each gate, which has signal paths to port j, contains two types of look-up tables, and logical probabilities to estimate SER j at its precedent gate. In this paper, we assume that the noise pulses derived by SET i which are due to reconvergent fan-outs, are independent of each other as in [7, 8] .
On traversing every gate backward from port j, the algorithm builds lookup tables on the fly. The first table stores the sum of attenuated width, W gj , where SET i is generated from g, and propagated to port j for each input SET width W gg . The "sum" means that there can be two or more propagation paths to port j. For the build of this table, in the case of an initial SET i generated from g, W gk at the output of gate k should be calculated first, using its own attenuation model. Then, the final attenuated W gj is determined by linear interpolation in the W kj with an index of W gg . This section has several entries according to jSET i j. iii) Otherwise, W gg is overwritten to the bypass section, only when W gg is less than the index value of that section. The maximum number of entries is the number of q candidates. The other LUT stores the total number of paths N gj that are electrically alive at port j. Using N kj , N gj is estimated by the same method as in W gj . The resultant N gj table is also built by the condition of W gg and W gj . Note that N gi is a rational number that approximates the number of re-convergent paths. Finally, LW gj is defined as the probability such that (W gj À N gj T su À N gj T h Þ=T clk , where T clk denotes the clock period of the F/F. The result of flag function EP gj is zero, when N gj ¼ 0, otherwise, EP gj ¼ 1.
LP gj is the product of LP gk in Eqs. (2-3), and LP kj , which is chosen from two logical probabilities stored at gate k. These probabilities are of '0' and '1' logical fault propagation from k to j. The choice of probability is decided by the fault type, and the output inversion of k. For example, if the fault type of SET i is '0' at g, this means 1 ! 0 ! 1 transition, and k is a NAND gate, then LP kj must be chosen to be the probability for fault '1' propagation. Consequently, LP gj should be stored as in Fig. 2 . Traversing each gate in a design is based on breadth first search (BFS), backward from the POs. The number Fig. 2 . The fast analysis procedure and a circuit example of total SET instances and q samples in Eq. (1) are subject to its source gate. Therefore, the fast analysis technique in this paper has time complexity, OðjGjjFOjÞ, where G and FO denote a set of gates and fan-out numbers, respectively. However, typical timing analysis for the VLSI design has performed by a non-linear delay model which is the delay look-up within the predefined capacitances and transition time of the signal. In this case, the fan-out number of every gate is limited, and the time complexity can be reduced to OðjGjÞ.
Experiments
We compared the total execution time and evaluation accuracy for full-path vs. our approximated analysis technique by the use of the shell environment in commercial STA tool. The full-path analysis forwards BFS to POs from each logic gate. This baseline method has 90% more accuracy compared to SPICElevel results [8] . The propagation delay based attenuation model [4] calculates the propagated SET width, which is applied to EP gj and LW gj . The sum of attenuated widths and the number of paths referred to in section 3 are further categorized in detail into '0' to '0', '0' to '1', '1' to '0', and '1' to '1' fault propagation. Table I lists the summarized experimental results for ISCAS-85 benchmark designs in 45 nm CMOS technology and its cell library characterized by the PTM (predictive technology model). The execution time shown in Table I is quite slower than the existing studies [1, 2, 3] due to the implementation method (pure C/CDD code vs. tool command language) but show the quantitative difference for both two techniques. In a consequence, the proposed technique can speed up the evaluation time by more than 3 times for large circuits. We can see that compared to full-path analysis, the error rates are maintained to within 16%. 
Conclusion
In this paper, we presented an approximated SER analysis technique for gatelevel circuit designs. Approximation is made by reuse of the previous computation results, which includes width-to-width estimation for the input SET instance. Although there is a limited loss of accuracy, we validated noticeable performance improvement from the experiments. Other properties other than the pulse width in the proposed approach such as peak voltage and transition time, could be good candidates to be extended. Additionally, the probabilities for input combination provide accurate evaluation for logical masking, without large computational cost. Our approximated method can be independently employed, regardless of electrical attenuation model.
